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Preface 
 
I was successful in developing a shallow silicon etch recipe on the STS etcher using the 
design of experiments methodology. The setup of the newly developed etch recipe can 
also be used for future research and device fabrication in the field of integrated photonics.  
Chapter I describes the basic of integrated photonics and about its the demand in the 
semiconductor industry.  
Chapter II is explains the dry etching tool and its mechanism using the reactive ion 
etching (RIE) technology. 
Chapter III dry tek quad tool which is a reactive ion-etching tool, discusses the results for 
comparison with the STS results, discussed in the Chapter IV. 
Chapter IV gives the review about the STS ASE technology tool, mechanism, basic 
related terms and issues associated with the silicon etching. 
Chapter V talks about the process used while etching also known as the Pseudo Bosch 
Process with reactive ion etching. 
Chapter VI discusses about the experimental setup and the design of experiments 
conducted to achieve the results. 
Chapter VII scanning electron microscope is discussed with the pictures of the results of 
shallow etched silicon. The images of the etched silicon waveguides with ring resonators 
is observed under SEM.  
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Abstract 
 
Integrated Photonics has revolutionized the semiconductor industry. Silicon waveguides 
are now compatible with CMOS transistors on the same wafer and these circuits are 
known as optical integrated circuits. This thesis is a small part of the integrated photonics 
project, which has an objective of fabrication and characterization of silicon photonic 
devices at RIT. 
The objective of this project was to make a new shallow etch recipe with etch rate of 100 
nm/min with STS etcher tool for silicon waveguide fabrication. This shallow etch recipe 
will be used to develop a waveguide demonstration platform for education in integrated 
photonics fabrication at RIT. The pseudo bosch process was used to etch the six inch 
patterned silicon wafers in the ICP/RIE based tool. To control the chamber parameters 
recipes were designed using the different DOE approaches. The results were analyzed 
using the SEM (Scanning Electron Microscopy). An etch rate of 100 nm/min giving 
straight smooth sidewall patterns were observed using the designed etch recipe with RF 
power (725W), platen power (10W) C4F8 (60sccm), SF6 (19sccm), O2 (10sccm), Argon 
(40sccm) and a manual APC Mode with 80% pressure, 5mTorr base pressure and 
94mTorr pressure trip. Clean recipe is run with O2 (30sccm) for 20 min with 800W RF 
power and 20W platen at 10Torr pressure. And after it season recipe is run with 
C4F8(0sccm), SF6(130sccm) O2 (20sccm) and Ar (20sccm) gas flow rates) at 600W RF 
power and 16W platen power with pressure conditions same as shallow etch recipe for 
17min. These runs are needed after every three shallow etch recipe runs to maintain the 
chamber conditions same. This shallow etch recipe can be used to make waveguides with 
low losses. 
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ASE                                          Advanced silicon etch 
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Introduction  
 
Since the 1960s, the number of transistors on chip has increased from thousands to billions by 
today. The first silicon transistor was developed in the 1950s. The aim of new technology 
development is to get faster and miniaturized structures by semiconductor processing. Integration 
of electronics and photonics is providing new possibilities and unique features making micro-
photonics an emerging field.  Silicon dominated the world of electronics and now it seems that it 
is ruling the photonics industry. Nowadays silicon-on-insulator (SOI) platform is used for the 
silicon waveguides because it has potential to miniaturize the monolithic photonic devices and it 
allows the integration of the photonic devices with electronic devices on the same substrate [1]. 
So, by using SOI technology, silicon is used as substrate material as well as the waveguide core 
material. The other common platforms used are the III-V semiconductor compounds and 
polymers, but SOI is used because of its high refractive index helping in better confinement of 
light in the waveguide in submicron range. Secondly, it is a low cost and a good base for the 
formation of compact integrated photonic devices. SOI technology can be used for realizing 
different optical devices like optical modulators, switches, converters and sometimes the light 
sources, interconnects. Silicon interconnections are now helpful in developing technology for 3-
D stacking of electronic devices and integration systems [2]. This 3-D architecture is space 
saving and has reduced parasitic wiring resistance. 
Silicon waveguides are fabricated in the clean room labs using many repeated process steps. 
During, silicon device fabrication, silicon etching is one of the important process step. Etching 
helps in transferring the mask on to the wafer. There are many silicon-etching processes. Etching 
is categorized in two types: dry etching and wet etching. Both have advantages and 
disadvantages in their own terms. According to the application, different etching types are used 
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in semiconductor industry. These etching techniques have wide application in miniaturizing the 
optical devices, micro-electro mechanical systems (MEMS), integrated photonics, high aspect 
ratio structures and nanostructure devices.  In this project, will be discussing more about the dry 
etch technology and types. Etcher tools using high density plasma is invading the market for 
leader anisotropic silicon etching. Hence, using this high density plasma based DRIE (deep 
reactive ion etch) process on silicon wafers is used in the STS (semiconductor technology 
systems) etcher. 
 
In RIT SMFL, the STS etcher was used for silicon etch. It uses the dry etching technology. The 
new shallow etch recipe was developed on this tool. This tool is used for the high aspect ratio 
etching. Surface ion interaction plays a key role in the etching process [6]. STS is an ICP 
(inductively coupled plasma) based etcher with good selectivity to the masking material, and is 
anisotropic in nature. Inductively coupled plasma has high ionization efficiency. The results of 
the ASE (advanced silicon etch) STS depend on the wafer size, pattern developed and the 
exposed area of the wafer should not be more than 21% [2]. This tool is perfect match for the 
kind of etching process step we want for the silicon waveguide. The final etched profiles were 
analyzed under the microscope and the scanning electron microscopes tool for observing the 
sidewall angles, critical dimensions and the etch heights of pattern on silicon wafer. 
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Historical Review 
 
Microelectronics and integrated circuits came together to bring the evolution in the form of the 
integrated photonics. Lots of optical devices, waveguides and waveguide connectors are 
fabricated. There are two types of waveguides, which are used for integrated photonics and can 
be named as strip and rib waveguides. We are trying to design a strip type of waveguide as 
shown in the following Fig.1. This waveguide is also known as the channel waveguide, the ridge 
waveguide, or the strip loaded ridge waveguide. These are fabricated for different applications. 
The different components integrated in the microphotonics circuit generally work on single-
mode (SM) behavior. 
 
Fig.1: Common waveguide with the strip structure [3] 
 
To fabricate strip waveguide, we need shallow etching process in the device fabrication process 
steps. In addition, in the sequential process, every lithography step was followed by an etching 
step. The focus is on the dry etching. Dry etching is the technology, which is performed in the 
plasma, or by the chemical vapors in the chamber. It can be physical, chemical, or both in nature. 
Dry etching technology is advantageous over wet etching because it has much better 
anisotopicity and many others characteristics which will be discussed in Chapter II 
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Types of Etching 
The etching can be categorized as wet etching or dry etching. Each has further sub classifications 
depending on the mechanism. 
Wet etching: The dissolution or chemical reaction helps in etching the layer in this process. 
Wet etching takes place in the reactive solution. We use wet etching process because it is a cheap 
method. Wet etching can be defined a pure chemical process and the wafer is immersed in the 
etchant solution.  
Wet etching is not used for this project because it has characteristics of poor process control due 
to lack of anisotropy and due to particulate contamination. Therefore, it is no more used in the 
VLSI fabrication in industry.  
Dry etching: The dry etching is a process in which the sample is placed in the reactive gas, 
which is also known as the plasma. The plasma etch can be divided into two parts in which the 
first one consists of ion generation and in the second part generated ions are targeted to the wafer 
surface with some momentum & produce by products after the adsorption. The reaction results 
or byproducts should be volatile in nature and should be carried away in the gas steam. This 
process can be chemical, physical, or both in nature. The ionic species like argon helps in 
physical sputtering. The wafer is placed on the cathode and this Ar+ ion is accelerated to the 
wafer surface. In electric field, the sputtering gets directional and give anisotropic etch following 
the field lines. In this process, the reactive ions strike very fast and collide on the wafer surface.  
The free radical etch process is very selective and etches the layer chemically. 
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Firstly, plasma generated then momentum transfer to ions followed by the ion milling or 
mechanical system. The dry etch mechanism with combination of chemical and physical process 
is shown in the Fig 2. 
 
Fig 2: Dry etching mechanism  
There are many advantages of the dry etching as there is no need of handling dangerous acids 
and solvents like HF when compared with wet etching. The smaller features can be easily etched, 
so it is capable of smaller resolution. It has ease of automation also and needs very small amount 
of chemicals, causing less exposure to toxic chemicals. In the coming chapters we will 
understand the methods to achieve shallow etch recipe, anisotropic etches and etch masks 
typically utilized.   
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Chapter 1 
Integrated Photonics 
Integrated photonics will be the major application of the developed 100 nm/min shallow etch 
recipe. Let us start with the introduction of it. The intersection of the microelectronics and 
photonics is known as integrated photonics. It is using the light (or can say photons) rather than 
electrons. Photons are EM waves, with high oscillating frequency of 200THz helping in 
increasing speed of communication and data transmission. This shallow etch recipe will be used 
in the series of device fabrication steps. Silicon waveguides are used in integrated photonics 
because of higher refractive index of the silicon because it gives smaller footprints as the 
wavelength reduces with higher refractive index material. Silicon waveguides can be used for all 
the photonic circuits like filters, interferometers, couplers, modulators and resonators. Hence, 
integrated photonics devices have capability to encode data in terabytes/second speed. These 
devices are small, compact and with high power efficient as well as free from heating effects. 
These integrated circuits have wide application in communication like for video chatting and 
sharing, weather modeling, LiDAR (Light detection and ranging), optical routers, RF photonics, 
quantum communication and bio-chemical sensing. 
 
Microphotonics is also developing with integrated photonics. It deals with directing the light in a 
specific path and has wide application in optical networks. Microphotonics relies on “Fresnel 
reflection” to guide the light. Silicon and hybrid silicon photonic devices are used for optical 
interconnect applications in data-centers. The fig 1.1 is an example of integrated photonics, 
which has waveguides and resonators.  
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Fig 1.1 Integrated photonics [3] 
Section 1.1 The blueprint of the integrated photonics project 
The following is a description of the fabrication process that will be developed. Device 
fabrication starting from the use of ASML 5500 (negative resist) for the waveguide patterning, 
STS etcher for shallow etching then TEOS (Tetra ethyl ortho silicate) for cladding and wafer will 
be finally diced, polished and tested. For all processing steps hydrogenated amorphous silicon (a-
Si:H) would be used as it is cost effective and is similar in working when compared to crystalline 
silicon. 
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Fig 1.2 Process steps for the integrated photonics waveguides [3]  
The process steps can be defined in the six major steps shown in Fig 1.2. Firstly, the 2μm SiO2 is 
grown in the SMFL Bruce furnace on the silicon wafer. At Corning incorporated, 250nm 
amorphous silicon was deposited. The amorphous silicon was patterned using the positive-tone 
resist (OIR-620) for alignment marks in the ASML i-line stepper. Alignment marks were etched 
using the SMFL tool Dry Tek Quad etcher. 
 
Then the wafer is patterned with negative resist (nLOF 2020 dilution) for waveguide and ring 
pattern. The alignment marks were protected with positive-tone photoresist. The a-Si is etched in 
the SMFL STS deep etcher tool. Again, it is patterned with positive-tone resist (OIR-620) for 
waveguide taper etch. Then a-Si was etched in the SMFL using the STS etcher. Finally, the 2µm 
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TEOS was deposited in the SMFL P5000 for cladding. The final image of the waveguide with 
ring resonator under SEM (Scanning electron microscopy) is shown in the figure 1.3. 
 
Fig 1.3 SEM images of the etched waveguides [3] 
Section 1.2 Testing of the final design and testing 
The waveguides radiation can couple using the following ways: 
1)     Free space coupling to the chips  
2)     Fiber coupling to the chips – typically this is used in the photonics lab at RIT 
For free space coupling to the chips a collimated laser beam is directed into the aspheric 
objective lens which is orthogonal to the lens face. The edge of the chip is polished to make sure 
the face of the wafer is clean and polished to the tapered region of the waveguide. The chip is 
mounted below a microscope, which is capable of resolving the waveguides with usually a 10-20 
X objective, and is topped with an IR camera. The mount for the chip is mounted on a stage that 
has 3-axis control, along with piezo control. Opposite the chip, there is a stage, which has 
aspheric objective lens mounted on it as well for coupling the light from the laser into the 
10 
 
waveguide. The two stages are optimized using the x, y, and z controls to properly line up the 
beam to required mode to properly couple into the waveguide. 
 
Fig 1.4 Waveguide with tapers and ring resonator under microscope [4] 
 
 Positions of the two stages are iterated to optimize coupling into the waveguide. Looked for a 
spot out of the aspheric lens, which is the output mode from the waveguide. Once the spot is 
found, an optical power meter is placed to collect the beam, and then changed the position on the 
two stages to optimize the output power on the power meter. Once optimally coupled, the light 
can be easily sent to a spectrometer or other diagnostic equipment for device characterization. 
We observed the coupling in waveguide and ring resonator as shown in the Fig 1.5 and image 
under microscope is shown in the Fig 1.4. 
 
 
 
 
 
 
Fig 1.5 Image showing the coupling in the waveguide and resonator 
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Chapter 2 
 
Etching Overview 
Section 2.1 Etching characteristics 
Etch Rate can be defined as the material removal in a defined time period. 
1) Anisotropic 
It can be defined in the terms of directionality. Anisotropy can be defined in terms of the vertical 
etch rate (Rv), lateral etch rate (RL) and can be calculated using the equation as: 
 
 
Anisotropic etching is a desired characteristic of the designed shallow etch recipe. In the Fig 2.1 
the ideal case is shown because in it RL is zero and the value of Af = 1 and its example is 
illustrated in Chapter VII page 61.  
 
Fig 2.1 Anisotropic etch profile 
In dry etching, anisotropic profiles are achieved giving smooth sidewalls. In anisotropic profile, 
the vertical etching is more in comparison to the lateral etching resulting in high aspect ratio 
structures. For metal masked applications high ion energies to increase the reaction rate and 
%1001 


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
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f
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R
A Equation-2.1 
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hence Rv increase helps in improving the directionality. However, in photoresist mask the 
utilization of high ion energies will not be possible. Hence, in the anisotropic etch profile the 
etching occurs at higher rates in the vertical direction in comparison to the horizontal. 
2) Isotropic 
Isotropic etching has an Af = 0 while anisotropic etching has Af = 1 when the values are placed 
in the equation-2.1. Isotropic etching profile is achieved when etching takes place equally in all 
the directions, and undercut issues occur most of the time in the undercut in the isotropic profile 
is shown in the Fig 2.2.  
 
Fig 2.2 Isotropic etch profile 
 
3) Selectivity 
It is defined as the ratio of the etching between the different materials. The higher the selectivity 
the better is the etch profile. Low etch selectivity over etch mask is highly undesirable. If the 
selectivity is low, the thick SiO2 film is required. Selectivity is the ratio of RVA over RVB as 
shown in the equation 2.2. 
SAB = RVA /RVB 
 
 
Equation-2.2 
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Where RVA is the vertical etching velocity of material A and RVB is the vertical etching velocity 
of material. Selectivity can be controlled by changing plasma parameters. 
 
 
Fig 2.4 Selectivity 
4) Uniformity 
It can be defined as the equality in the etch rates throughout the wafer surface. Numerically it can 
be defined in the form of ratio as shown in the equation 2.3. 
Non uniformity % = [Etch rate (max) –Etch rate (min)] *100/ [2* etch rate average] 
High percentage of uniformity is not practical due to contaminated ambient and other 
non-ideal conditions existing while handling wafers during the processing. 
 
Section 2.2 Types of dry etching 
 
Fig 2.5 Schematic view of different types of dry etching  
(a) Etchant with low selectivity 
Equation-2.3 
(b) Etchant with high selectivity 
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Dry etching can be categorized into five types as shown in the Fig 2.5, which are further 
discussed as follows: 
1) Ion beam etch: 
RF plasma is created in the chamber at low pressure and temperature by removing the air 
molecules and injecting the argon gas. In this created environment with low pressure, the mean 
free path of the atoms is very larger. Energy transfer takes place from the plasma to the argon 
atoms. The plasma created has the equal number of ions and molecules. The molecules are 
removed from the target wafer surface by bombarding the positive ions. However, it is purely a 
physical process which provides anisotropic etch profile with minimum undercutting. In other 
terms it is also known as the sputtering and ion milling tool and its schematic design is shown in 
the Fig 2.6. 
 
Fig 2.6 Ion miller [8] 
In this tool the high RF can cause damage to the wafer and this plasma etch gives low selectivity. 
2) Gaseous chemical etch 
Chemical etching is generally done by the free radicals. Free radicals can be defined as the 
neutral molecules with incomplete bonding. They are highly selective. In process chamber, the 
chemicals are injected in the gaseous form. Surface limited reactions takes place and their rate 
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increases with temperature increase. Chlorine and other halogens react with the wafer surface to 
etch away the substrate layer materials as shown in the Fig 2.7. 
 
Fig 2.7 Mechanism of the chemical etch [8] 
On silicon substrate, the surface reaction takes place follows: 
Si + CF4 = SiF3 + F+ C                         Equation-2.4 
F and CF
3
 are free radicals and highly reactive 
 
We can etch silicon with CF
4
and additional gases can be used to increase the production of the 
reactive species (O
2
 in CF
4
). This reaction is isotropic in nature. The arrival angle follows 
deposition and there is a cos
n
 dependence where n=1 is isotropic. 
4) Reactive ion etch 
Reactive ion etches has: 
     a) Glow discharge method 
     b) Ion beam method and its schematic view are shown in the Fig 2.10. 
Etchant (free radical) creation
Mask
Film
  Etchant
adsorption
Etchant
 transfer
Etchant/film
  reaction
Byproduct
removal
e- +
4SiFSi4F  Equation-2.5 
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It is a combination of both the physical and chemical etching. Ar and chemical gases are used. 
Ar ions in the plasma are non-reactive ions. In it, ions assist in etching process. Pressure plays 
the key role in deciding the physical properties of the profile. Low pressure will result in 
reduction of the collisions and neutral scattering, giving improved ion directionality with 
increased reaction by-product volatility. It also helps in increasing the surface polymerization 
and gas phase reduction. It has the capability to give deep etch with anisotropic profile. It has 
very high selectivity producing smaller feature sizes. 
 
 
Fig 2.10 Schematic view of reactive ion etcher [10] 
 
 
 
5) Deep reactive ion etches  
High aspect ratio features are formed with the vertical sidewalls. In it bosh process is used to 
achieve the smooth and deep sidewalls as etching and passivation takes place alternatively. 
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Passivation protects the sidewalls. However, in physical mechanism etching occurs via the weak 
material selective sputtering of the substrate by ions which are accelerated by an electrical field 
and if pressure is low it’s anisotropic. The contaminants decrease due to circular path of the 
current none touching the chamber walls. Maximum plasma density is at the sidewalls of the 
chamber and uniform plasma density is inside the chamber due to ambipolar diffusion. ICP is 
free from waveguides, circulators, complex magnetic field coils and matching components 
making this technology cheap.  
 
Inductive coupling [Inductively coupled plasma (ICP)] is best between the RF and microwave 
coupling technique for exciting plasma to required mode. In this RF, biasing can independently 
control the energy impinging on the wafer surface. It is very flexible and is based on a very 
simple principle of time varying axial magnetic field producing the azimuthal electric field. To 
control the water temperature either mechanically or electrostatically it is clamped with the He 
pressure for cooling and this also helps in maintaining the low thermal resistance between wafer 
and cool electrode. The toxic & corrosive gaseous precursors add cost to the equipment and its 
installation. Sometimes, native oxide removal is an issue, which causes black silicon. There is 
research going on C4F8 to replace it with other C and F gas mixture. Since, C4F8 is a per-
fluorocarbon also known as greenhouse gas.  
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In C4F8 gas molecule the carbon, atoms have single carbon to carbon bond. 
 
 
 
There are different types of the ICP sources, shapes like helical, transformer coupled plasma, 
helical, planar, cylindrical etc. The helical ICP is generally used operating at 13.56MHz phase 
locked and window pressure from 1 to 10mTorr. Ion densities loss during diffusion is reduced by 
the mechanical process in which the wafer electrode is lifted using bellows from loading height 
to a processing height within the 10mm of the bottom of the coil.  
 
2.3 Dry etching characteristics and advantages 
Dry etch profile can be characterized as anisotropic giving small etch depths as small as 100nm 
which is the aim of this project. In it undercutting issues are reduced. The unintentional 
prolongation of the etching can be easily avoided using the STS etcher, which will be discussed 
in the Chapter IV. Dry etching also gives better process control like selectivity and 
anisotropicity. 
Fig 2.11 Schematic view of the Surface Technology System ICP 
system  
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Pressure plays a key role in deciding the physical properties of the etch profile. The lower 
pressure will result in collision reduction in plasma and neutral scattering giving improved ion 
directionality with increased reaction by-product volatility. It also helps in increasing the surface 
polymerization and gas phase reduction. It has the capability to give deep etch with anisotropic 
profile. It has very high selectivity producing smaller feature sizes. 
 
 
Fig 2.12 Illustration of general etching trends 
We can observe from the figure 2.12 that reactive ion etch is in the mid for both the two factors 
pressure and energy, giving high selectivity and anisotropicity. It is the combination of the 
physical and chemical process. The addition of H2 helps in polymer formation and anisotropy. 
On the other hand, O2 addition decreases the anisotropic behavior. 
2.3 Etch Mask 
The etch mask itself plays a key role in etch. In this section we will be discussing the type of etch 
mask used and the other options available. 
 
There are few characteristics of good etch mask, as if its removal method should be orthogonal 
to the wafer substrate. The resolution of the pattern also depends on the chemistry of etch. The 
ideal etch is performed to check the precision. In this shallow etch of silicon OIR-620, a positive 
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photoresist was used and the strip chemistry used for it which did not affect the silicon substrate 
as shown in the Figure 2.13. 
 
 
Fig 2.13 The etch mask pattern 
 
Another very important aspect of the etch mask characteristics can be noted as its behavior 
towards the etchants. The etch mask should be resistant the plasma etching chemistry performed 
in the STS etcher tool with the ICP (Inductively coupled plasma) performing the RIE (Reactive 
ion etching). Here selectivity plays the role of the etch characteristics. The Pseudo Bosch process 
is having high selectivity with respect to Si. However, to improve the selectivity the thickness of 
the photoresist is increased. The disadvantage of the thick masks is that it limits the resolution of 
the patterned structure. For example, if we consider etching a wafer with photoresist of 1 micron 
and other wafer with 100 nm for shallow etch of 100nm.We can easily guess that it will be easier 
to etch the wafer with 100 nm thick photoresist. The photoresist in the market have chemistry 
labels so that mask of desired thickness can be coated at different rpms.  
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The pattern gets distorted when the etchants etch the mask also in the lateral direction while 
etching the substrate in the vertical direction this concept is shown in the figure 2.14. 
 
 
 (a) Good selectivity of plasma towards mask material   (b) Poor selectivity 
Figure 2.14: Etch mask selectivity 
Etch mask should be resilient to the physical etch or milling. This type of etching dominates on 
the selectivity. The use of thin resist limits its use to the nanoscale only. The most important 
factor is that etch mask should not interfere with the DC electric field created in the chamber. 
Poly-methyl methacrylate (PMMA) is used in photolithography for the nanoscale range etch. 
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Chapter 3 
Dry tek Quad 
This Dry tek quad is a setup using RIE in all the four chambers. Each chamber helps in etching 
different material. This tool can be used to etch the 150mm (6 inch) wafers. The smaller wafers 
can also be etched but using the carrier. However, the smaller sized wafers make the handling 
risky. In it , chamber 1 and chamber 2 are useful in etching poly-silicon, silicon nitride and the 
metals like tantalum and molybdenum, oxide is etched in chamber 3 and carbon deposition is 
done in chamber four (4). Hence, we can observe that the chamber two (2) is only used for metal 
etch because it has a heated lower electrode. The Fig 3.1 shows the Dry tek quad tool in the RIT 
SMFL. 
 
Fig. 3.1 Dry-tek quad etcher system at RIT-SMFL 
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Dry Tek Quad Principle 
It makes use of plasma enhanced CVD (chemical vapor deposition) mechanism and reactive ion 
etch which was discussed in Chapter II. We can observe the reactive ion etch schematic view in 
the Fig 2.10 in Chapter II.  The endpoint detection is also done with the help of the ocean optics 
setup placed nearby the tool. It is a RIE based tool which means that wafer sits on a powered 
electrode giving the anisotropic tech profile. The following recipe was used in the dry tek quad 
for etching silicon wafer. For anisotropic poly MEMS etch the standard recipe used with SF6 
(30sccm), CHF3 (30sccm), O2 (0sccm), RF power (200W), pressure 100mTorr giving 1900 
A/min (anisotropic) etch rate for silicon, resist etch rate of 200 A/min and oxide etch rate 300 
A/min [5].  
Table 1. Silicon etch recipe [5] 
Recipe Name: FACPOLY 
Chamber  2 
Power 200W 
Pressure 100mTorr 
Gas SF6 flow 30 sccm 
Gas CHF3 flow 30 sccm 
Gas O2 flow 0 sccm 
 
In tool dry-tech quad, tried some other etching recipes also using reactive ion etching process.  
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The dry-tek gives deep etch as we can see in the Fig 3.2 SEM images (c) with etch depth of 2.1 
micron. The SF6 value was high so, it will be the reason for high etch depths. 
 
 
                             (a)                                                                             (b) 
 
 
(c) 
Figure 3.2: SEM image with (a) Top view of the etched wafer and (b) The side view of the with 
line width of 4.39 micron (c) The etch depth of 2.1 micron of the side wall. 
 
Dry-tek quad was not used for further analysis because it gave high etch rate of 1micron per 
minute. This tool parameter can be further analyzed to achieve the shallow etch. 
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Chapters 4 
STS: Advanced Silicon Etching (ASE) 
The STS etcher is designed to etch anywhere from 1 micron to 100s of micron silicon. So by 
those standards, the 250nm a-Si etch we want is not deep and is out of league etch. Using the 
STS etcher, a new shallow etch recipe was developed with the etch rate of 100nm/min. In 
contrast, it is a deep reactive ion etching (DRIE) tool. Generally, the STS uses a bosch process 
which pulses between two plasmas to achieve vertical sidewalls. The first induced plasma will 
deposit a passivation layer to control etch. The etch chemistry starts with the second plasma 
giving etch rate of 2µm/min or more.  For this project, a modified bosch process is used, which 
has both plasma chemistries on at the same time, thus conformal polymer layer deposition takes 
place on the wafer surface with etching at same time which is known as pseudo bosch etch 
process (refer Chapter V). Only one wafer at a time can be processed therefore this ICP based 
STS etcher tool has less throughput. 
It makes use of inductively coupled plasma (ICP) method for etching. Generally, in advanced 
silicon etching (ASE) the passivation enhances at the room temperature. It is a combination of 
both the physical and chemical etching process. It gives high throughput and uniformity on the 
wafer surface with very less damage due to plasma assisted etching. The gases it uses are octo-
fluoro-cyclo-butane, sulfur hexafluoride, oxygen and argon. Argon and chemical gases like SF6, 
C4F8 and oxygen are used in making the plasma. Argon ions in the plasma are non-reactive ions, 
as it is inert gas which helps in generating the plasma with very low energy. Hence, it is easy to 
ionize and is the cheapest of all the inert gases. Argon is used for the physical surface 
modification because of its high mass making it easy for sputtering. Oxygen (O2) is used in the 
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plasma for chemical surface modification. The most important point to understand is that shallow 
etch recipe needs the inductance and capacitance tuning for the maximum use of the power 
without reflectance. The platen and the rf power were constantly tuned at 29% (plus or minus 
5%) and 50% (plus or minus 5%) respectively as shown in the Fig 4.2 (d). 
How the STS Etcher works 
The working of the STS etcher can be observed on the monitor with five screens showing the 
wafer location, process chamber, valves, ICP, sequencer and load lock as shown in the Fig 4.2. 
The wafer placed on chuck is cooled by liquid nitrogen.  
     
a) Top view                                       b) Side View                                                                        
Figure 4.1 The STS multiplex ASE advanced silicon etching system at RIT-SMFL 
This STS etcher is load locked device. The wafer is loaded in the chamber after the pump and 
map. The top and side view of the STS multiplier is shown in the Fig 4.1. The monitor with all 
the mini screens is shown in the Fig 4.3. In Fig 4.2 (a) We can see the green disc giving signal 
that the wafer is in the ICP chamber. 
 
(a)                                                  (b) 
Figure 4.2 (a) ICP plane view sub screen (b) Transfer sub screen 
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Initially, we can see all gas flow rates are zero as shown in the Fig 4.2 (c). The shallow etch 
recipe is selected from the process control panel. Then the process is started using the process 
option. 
 
Figure 4.2 (c) ICP view sub screen                  (d) Process control view sub screen 
The status of the process can be observed on the monitor as shown in the figure 4.3. The desired 
gas flow rates and the power can be observed on the monitor. 
 
Fig 4.3 Monitor showing the sub-screens with different interfaces 
The final recipe starts running after the initial steps helium leakage rate is also checked if it is 
higher than the 5mT/min, it means the chuck needs to be cleaned and it will not allow the plasma 
to start the process. To avoid such issues, the back of the wafer is cleaned with acetone. This 
helps in keeping the chuck clean, allowing the plasma glow.  
 
Power 
Tuning 
Plasma 
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Chapter 5 
 
Pseudo-Bosch Process 
To understand the term pseudo bosch process first, we should know the term bosh process. It is 
the highly used process in the semiconductor industry. Bosch process can be defined as the 
process, which switches between two different plasma chemistries, C4F8 plasma to generate 
polymers and SF6 plasma to etch silicon. The STS etcher switches between the two chemistries 
after every few seconds to ensure that the sidewalls are covered with polymer allowing faster and 
deeper trench etching with aspect ratio of 1:25 (200nm/5micron) [refer Fig 7.9 in Chapter VII]. 
In Pseudo Bosch process the passivation and etching takes place simultaneously. This means 
both gases C4F8 for deposition and SF6 for etching are put in chamber at exactly same time for 
the pseudo bosh mechanism. Argon gas inflow helps in ionization of the gases to form plasma 
for physical sputtering and the O2 gas in the chamber helps in making the byproducts volatile by 
removing the C allowing the Florine to attack the silicon. The behavior of C4F8 and SF6 together 
is discussed in the following equations. C4F8 and SF6 dissociation reactions mechanism is shown 
below. 
SF5
+ + SF6  SF3+ +SF6 +F2                                                                                       Equation -5.1 
 
                      C2F4  CF2 + CF2             (C2F4 dissociation)                           
   
                                                       C2F4 CF3 + CF 
 
To maintain smooth sidewalls, the polymer is conformably coated and the silicon is directionally 
etched as shown in the Fig 4.2. In high RF power the ions dissociate more and due to chemical 
balance of SF5 consumption reaction are enhanced in the plasma. The proposed mechanism for 
29 
 
this observation is the difference in threshold energies of C4F8 dissociation paths for CF3
+ 
generation, either through C3F5 [9]. 
                                                  C4F8  CF3+ + C3F5 
C4F8  C3F5+ + CF3  CF3+ + C3F5                                                                            Equation -5.2 
or through C2F4 
C4F8  C2F4+ + C2F4 CF3+ + CF + C2F                                                                  Equation -5.3 
C4F8  C2F4+ + C2F4  C2F4+ + CF3+ + CF                                                              Equation -5.4 
Si + 4F  SiF4                                                                                                            Equation -5.5 
The higher the fluorine number or ratio to carbon less strong will be the cross-linking. The main 
characteristic of pseudo etching is that it will give low etching rate. Oxygen, hydrogen and 
carbon are used to form protective sidewall of SiOx, SiRxOy, SiRxCy, CRxHy, CRx, SiRxCyHx, etc. 
The conformal deposition of C4F8 also helps in improving vertical etch and very less lateral etch 
due to this passivation layer deposition. 
 
Fig 5.1 Illustration of the advanced silicon etching 
There are different etch mechanisms available to achieve the shallow etch with anisotropic 
profile using the RIE. Here, will be discussion the mechanism to achieve the anisotropic etch 
profile. Balance in etching & passivation is achieved using complex chemistry. Sidewall 
passivation technique is also very helpful in getting rid of the isotropic profile. This passivation 
30 
 
protects the sidewalls from the neutral, atomic etching species and radicals. Sometimes, it does 
take help of polymerization for sidewall passivation.  In it, reaction probability plays a great role 
in the whole mechanism and it needs to be reduced below the critical value. The plasma 
chemistry or the reaction going in the chamber can be better understood using the term “reaction 
probability”. 
 To understand the reaction probability in detail lets first understand it. The reaction probability 
can be defined as [11]: 
Pr = f ( ⱪ, Ɵ, T)                                                                                                             Equation -5.5 
Where, K is the halogen reactivity constant, Ɵ is the surface coverage [11] and surface temperature 
is represented by T. 
In this model critical halogen surface coverage Ɵ is used, below this critical value no 
spontaneous etching occurs making Pr= 0. Halogen F is differentiated from Br(Bromide), 
Cl(Chlorine) and I(Iodine) with steric effects (atomic size) and multi-layer adsorption[11]. Other 
parameter like surface temperature can directly change the surface volatility of the reaction by-
products and etch products. Hence, it is kept as 200C. By decreasing the temperature, the surface 
volatility decreases and eventually reduces the reaction probability. This reduced reaction 
probability is generally used when the Br, Cl ion chemistry is used instead of F. This process is 
used because it gives smooth sidewalls when compared with bosch process and is highly 
anisotropic also in nature for shallow etch profiles. Here will be talking about the silicon etch 
using the pseudo bosh process and its mechanism. The mixed mode passivated etch slows etch 
making nanoscale etching possible. 
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Process trends 
Process parameter trends are observed using the radio frequency source power, platen power, 
process pressure, reactant gas flow rates and chamber pressures and are discussed as follows:  
1) RF Source power: Coil source power generates the plasma and low RF source power is used 
for low etch rates and with increase in the power etch rate increases. There is strong link between 
the RF source power and the gas flow. During etching, power needs to be high in comparison to 
the deposition process. All these process parameters were modeled, experimentally determined 
to see the effect on the surface morphology and the mechanical performance of silicon structures 
as shown in Table 5.1  
Table 5.1: Process parameter trends target for the shallow etch recipe 
Parameter Range Approx. value / 
Trends 
RF Platen Power 5W-50W LOW (10W) 
RF Source Power 
(deposition/Etching) 
1000W/ 
500W 
HIGH (725W) 
Gas Flow Rates C4F8 
SF6 
HIGH (60sccm) 
LOW (19sccm) 
Process Pressure 20-50mT LOW (20mT) 
Platen temperature 0-20 0C HIGH(20 0C) 
He backside cooling 
pressure 
4-10T 10T 
32 
 
 
The parameter trend discussion continues: 
2) RF Platen power 
Platen source with high density is used in plasma source technology. Passivation layer of C4F8 
can be removed specifically from the base of the pattern using this power. With decrease in the 
platen power profile angle tends toward the angle 90o .So, it was fixed at 10W which can also 
help in decreasing the etch rate of large features during deposition in the shallow etch recipe 
3) Process pressure 
Ion density decreases with the low pressure causing decrease in the etch rate. Pressure has two 
modes fixed in which APC (Automatic pressure controller) is fixed to some percentage. Second 
mode is pressure mode in which pressure is selected and APC helps in maintaining pressure to 
that set point. The shallow etch recipe developed here is kept at 80%  manual APC mode. 
4) Switching times 
In the above-discussed pseudo bosch process there is no cycle time. It largely affects the profile 
and etch rate. If the etching rate is slow in comparison to the deposition it will give the reentrant 
profile and in the vice versa case the grass layer is formed. The large etch cycle time gives the 
rough sidewall profile. Step etching occurs if the deposition is too much. 
5) Gas flow rates 
To decrease the etch rate SF6 flow is kept low for the desired shallow etch and to increase the 
deposition rate C4F8 flow rate is increased. The flow of both the gases needs to be balanced to 
avoid the reentrant or isotropic profile.  
6) Platen Temperature 
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It ranges from 0oC to 20oC.With decrease in the platen temperature deposition rate increases. 
Even though it was kept at 20oC to increase the volatility of the byproducts. Platen temperature 
increases with the higher source power. 
7) Helium back side cooling pressure 
The pressure is 10Torr by default. In addition, this pressure value changes depending upon the 
application. Cooling efficiency of the wafer depends highly on helium backpressure. If it is set 
below 10Torr then platen temperature need to be less to avoid wafer overheating. 
All these parameters are controlled to improve directionality, to avoid the ion-induced damage to 
the wafer by using the surface inhibitors for the shallow etch recipe to be designed.  
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Chapter 6 
DOE (Design of experiment) 
Design of experiments is an approach for doing experiments. Here, DOE structured approach 
was used for the process development and improvement. It can also be used for the product 
development. Nowadays, DOE is also used in the industry to develop new products and bring it 
to the market faster. It helps in reducing the production cost as well as product development cost. 
The researcher or product developer uses DOE to improve the model by experimenting with the 
variables and their relationships. It improves the throughput of the process. It seems easy but it 
takes knowledge of the statistical methods and lot more to get achieve desired results. DOE is 
rigorous when compared with the hit and miss, one variable experiments conducted in the labs. 
Using three factorials DOE, custom design DOE and Box-Benklen DOE of experiments was 
performed to achieve the targeted shallow etch recipe. The final shallow etch recipe was 
achieved which gave desired etch rate of approximately 100nm/min with anisotropic. Hence, the 
final goal was achieved. 
The goal of our design of experiment is to achieve a shallow etch recipe from the deep etch 
recipe in the STS etcher tool. 
Section 6.1 Prior Knowledge 
It is very important to have the prior knowledge of the STS Etcher tool recipes and the 
experiments performed on the tool. This helps in saving the time and gives us a right direction to 
start the experiment. The STS shallow etcher etched a wafer with OiR620-10 resist. The wafer 
was patterned using the infotonics mask in the GCA g line stepper with job named as STS TEST, 
which exposed only 15% of silicon. The following table 6 shows results from the prior 
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experiments conducted in the RIT SMFL by Patricia Meller. The existing data helped in 
designing first DOE for this study. It is method of learning. 
In SEM results, the first recipe with less C4F8 gave etch depth of 4.2um (4,198nm) in 6 minutes, 
straight sidewalls except at top where it is more re-entrant. 
Table 6: Prior knowledge experimental data and results 
Sr. 
No 
Power (W) Gases (sccm) Pressure Time Etched Etch rate 
 Platen Coil C4F8 O2 Ar SF6 (constant)  Depth  
1. 10W 700W 28 10 40 24 20mT 6 4,198nm 699 nm/min 
2. 10W 700W 56 10 40 24 20mT 2 177nm 88 nm/min 
3. 16W 600W 42 10 20 24 20mT 2 3302nm 1651.2nm/min 
 
It can be concluded from the table 6 that high C4F8 gas flow rate gave the shallow etch rate. The 
same recipes were re-ran but this time they gave high etch rates comparatively due to change in 
the tool vacuum system which effected the results. I ran the above recipe again. The level can be 
defined as the value of factors set in experiment. To understand the statistical analysis first, we 
need to know about the null hypothesis. It can be stated in simple words with p value (probability 
giving t ratio) if it will be less than .05 it means that we have confidence of 95% that the 
difference in the mean values does exist, & the factor is significant. 
Section 6.2 Experimental Results 
The goal is to find the etch rate dependence on the C4F8, SF6 and power in deciding the rate in 
the STS etcher. It is a statistical experimental approach and has advantages over the basic design.  
To understand the behavior of the process we tried different design of experiments. The first 
design of experiment is a full factorial model. It has 3 “factors” giving the 8 (2*2*2) recipe runs. 
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All the recipes are noted in the Table 6.1 and we can observe there is one extra recipe. The tool 
was not accepting the high power and was not able to run recipe 2 and 6. So, an extra recipe was 
added with same parameters as recipe 6 except the decreased power. This recipe ran on the tool 
without giving an error. It happened because pressure went out of control in the chamber at high 
power. Pressure (20mT), O2 (10sccm) and Ar (20sccm), platen power (10W) and time (2min) are 
kept constant. 
Table 6.1 Results from the first design of experiments (DOE1) 
Recipe no.  Coil Power C4F8 (sccm) SF6 (sccm) 2min etch depth  Etch rate 
1. 600W 40 18 650nm 325 nm/min 
2. 800W 40 18 * * 
3. 600W 40 30 284nm 142nm/min 
4. 800W 40 30 1.6micron 699 nm/min 
5. 600W 72 18 128nm 62nm/min 
6. 800W 72 18 * * 
7. 700W 72 18 100nm 50nm/min 
8. 600W 72 30 650nm 325 nm/min 
9. 800W 72 30 * * 
* says that the recipe didn't work (tool didn't run recipe and gave error) 
The fit model was run for the above data table in the jmp software. The detailed results are 
shared in appendix A1. It can be inferred that in the stepwise analysis, we can see the power is 
the only significant factor as shown in Fig 6.1. 
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Fig 6.1: Parameter estimates 
In the second experiment, Box-Behnken approach for design of experiment was used with 
constant values of platen power (10 sccm), pressure (20mTorr), O2 (10sccm) and Ar (20 sccm). 
Table 6.2 Results from the Box-Behnken design of experiment - 2  
Recipe no. Coil Power C4F8 (sccm) SF6 (sccm) Etch depth in 2min Etch rate 
1. 700W 56 24 254nm 127 
2. 725W 53 24 775nm 387 
3. 700W 59 21 286nm 143 
4. 675W 53 24 777nm 338 
5. 700W 56 24 728nm 364 
6. 700W 56 24 787nm 393 
7. 675W 56 21 274.8nm 137.4 
8. 700W 59 27 902.3nm 451 
9. 700W 53 27 908nm 454 
10. 675W 59 24 703nm 351 
11. 675W 56 27 1079nm 539 
12. 725W 56 27 1031nm 515 
13. 700W 53 21 550nm 275 
14. 725W 59 24 610nm 305 
15. 700W 56 24 800nm 400 
16. 725W 56 21 330nm 165 
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In table 6.2 three main factors C4F8, SF6 and power were taken into consideration. These are the 
main etch rate deciding factors.  
In the Fig 6.2 step history data we can see the significant factors and their levels of contributions 
to the experiment with the significant probability.  
 
 
Fig 6.2 The step history data 
The range set for the factors is small in comparison to the first design of experiment. In the fig 
6.3 analysis chart it shows that at low value of SF6 (21sccm) the lower etch rate can be achieved. 
The desired shallow etch depths were noticed at high value of C4F8 (59sccm). This experiment 
gave mean square error of 75.21[appendix A2-1]. It is also known as estimator and will be 
further compared with the predictor of all the DOE approaches to check the statistical 
significance of all the predictors. 
        
Fig 6.3 Statistical plot between etch and SF6 grouped by C4F8 and design unit table 
In Fig 6.4 using effect test results showed that C4F8 and SF6 are the significant factors. Here 
multiple regression takes place due to C4F8 and SF6 two non-constant independent variables(x) to 
predict the dependent variable as etch rate (Refer to the appendix A2-1).  
Etch rate= 697.82 -63[C4F8] + 310[SF6]      Equation- 6.1 
Significant probability 
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For example, the power is min of 675W and max of 725W while in the first DOE, 600W was 
min and 800W was the maximum power.  
 
Fig 6.4 Parameter estimates of Box-Behnken design of experiment 
 
Custom designed the model, which made combinations with the center points (the base 
parameters) also. 
 
Fig 6.5 Leverage plots of C4F8 and SF6  
The significance of the gas flow factors is shown in the Fig 6.5. The prediction plot has mean of 
700nm.The power is insignificant in comparison to the C4F8 and SF6. 
 
Fig 6.6 Prediction plot of Box-Behnken design 
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The new experiment (DOE) was run after the power factor removal and it gave significant 
results. Since, the C4F8&C4F8, SF6&SF6, C4F8&SF6 interactions were still not significant with 
high p values. In the parameter estimates, the ideal p value desired is .05 or less. Since, the 
power factor is having high value of p. (for more details of parameter estimates refer to the 
appendix).  
It can be concluded from the last DOE & the new range of the C4F8 bought the results in the 
more desired range of 200nm. Design of experiment 3 was the custom design making the the 
C4F8 gas flow rates higher from 56 sccm to 64 sccm of range. Platen power (10 W), coil power 
(700W), O2 (10sccm) time (2min) and pressure at a manual APC mode with 80% pressure, 
5mTorr base pressure and 94mTorr pressure trip at were kept constant in table 6.3.   
Table 6.3 Results from the designed treatment conditions in data table -1 
Recipe no. C4F8(sccm) Ar(sccm) SF6(sccm) Etch depth  
in 2min 
Etch rate 
1. 56 40 19 235 117 
2. 56 40 20 304 152 
3. 56 20 19 130 65 
4. 56 20 20 250 125 
5. 64 20 20 20 10 
6. 59 40 20 215 107 
7. 58 40 20 160 80 
8. 60 40 20 122 61 
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The coil power is kept constant because is not having much effects on results. This experiment 
gave mean square error of 46.86 [appendix A3]. It is also known as predictor, which gives the 
residual error. 
The nobel gas argon is varied which helps in the physcial sputtering and etching and its effect 
can be observed using the Fig 6.4 plot. 
 
Fig 6.7 Argon plot 
In table 6.3 a low etch rate of 10 nm is observed for high value of C4F8 gas flow. C4F8 
passivation makes the etch slower. Indirectly it means that the other factors, whose p value 
higher than .05, are not statistically significant. 
 
Fig 6.8 Leverage plots of the C4F8 and SF6 for the data table  
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The leverage plot mean value went down to 170 nm in the new data table results in comparison 
to the last DOE. In the leverage plots, SF6 has positive slope and C4F8 has negative  
 
The desired etch profile can be observed for high values of argon gas flow. In this experiment, 
parameter estimate values are less than .05 for C4F8 only rejecting the null hypothesis because 
null hypothesis says that there is significant difference in the mean of factors C4F8. In the Fig 6.6 
we can observe that the argon at 40sccm goes to the desired etch rate. 
 
Fig 6.9 Plot showing the argon effects 
The insignificant parameters like Argon and SF6 were eliminated from the DOE designs. 
 
 
 
 
 
Fig 6.10 Parameter estimates for the data files 
The similar trend of significant factors is observed in the estimated parameters in all the above 
design of experiments. The average etch is around 300nm here in the leverage plots.       
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Another custom designed DOE was performed to see the statistical effect of coil power and C4F8 
together. Time (2min), Argon (40sccm), SF6 (20sccm), platen power (10W) and pressure at a 
manual APC mode with 80% pressure, 5mTorr base pressure and 94mTorr pressure trip are kept 
constant. 
Table 6.4 Results from the designed treatment conditions in data table -2 
Recipes no. Coil C4F8 (sccm) O2(sccm) Etch Depth in 2min Etch rate 
1. 675W 59 10 260nm 130 
2. 675W 59 10 40nm 20 
3. 675W 59 10 240nm 120 
4. 675W 59 15 340nm 170 
5. 675W 60 10 260nm 130 
6. 675W 60 10 260nm 130 
7. 725W 60 10 228nm 114 
8. 725W 60 10 200nm 100 
 
The oxygen value was increased to see its effect. Increase in oxygen increases the etch rate 
which is not desirable. This is another insignificant factor which can be observed in the Fig 6.7 
leverage plot and mean square error of 86.59 [appendix A6].  
 
Fig 6.11 Oxygen leverage plot 
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In this custom recipe, design recipes were run with varying argon and coil power. The values of 
oxygen (10sccm) and C4F8 (60sccm), time (2min), pressure at a manual APC mode with 80% 
pressure, 5mTorr base pressure and 94mTorr pressure trip and platen power (10W) were kept 
constant. The leverage plots of the insignificant factors are attached in the appendix A5 for 
reference. 
Table 6.5 Results from the custom design of experiments data table 
Recipe no. Coil Ar (sccm) SF6 (sccm) Etch depth in 2min Etch rate 
1. 725W 40 20 250 125 
2. 700W 40 20 240 120 
3. 700W 20 20 240 120 
4. 725W 20 20 350 175 
5. 725W 20 19 200 100 
6. 725W 40 20 80 40 
 
In table 6.5 the recipes were run to see the the effect of power and the argon which is shown in 
the Fig 6.8. There effects were not significant giving the  mean square error as 46.86 and for 
more parameter details appendix can be reffered (A5-2). 
 
Fig 6.12 Argon vs min etch plot 
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Section 6.3 Season and Clean Importance 
Season and clean were very important steps to get etch uniformity and repeatability. Clean recipe 
run contains oxygen, which helps in removing the by-products from the chamber by making 
them volatile, such as the carbon compounds into CO and CO2 gases. Season recipe brings the 
initial gases in the chamber for plasma formation. In table 6.5, we can observe that the recipe 1 
and 6 are exactly same but it is giving the variation from 125nm/min to 40nm/min. The reason 
behind it was variation in the chamber conditions.  
Table 6.6 Results from the design of experiment data table 
Recipe no. Coil O2(sccm) SF6(sccm) Etch depth in 2min Etch rate 
Clean recipe: O2 (30sccm) for 20 min at 800W RF power and 20W platen at 10Torr pressure 
Season recipe: with C4F8 (0 sccm), SF6 (130sccm) O2 (20sccm) and Ar (20sccm) gas flow rates 
for 17min at 600W RF power and 16W platen power at a manual APC Mode with 80% 
pressure, 5mTorr base pressure and 94mTorr pressure trip 
1. 725W 5 20 230nm 115 
2. 700W 5 20 222nm 111 
3. 700W 5 19 240 120 
Clean & Season recipes were run again 
4. 725W 10 19 200 100 
5. 725W 10 19 209 104 
6. 710W 10 19 230 115 
Clean & Season recipes were run again 
7. 710W 10 19 212 106 
It was discovered that to get a consistent etch rate at same gas flow rates and power etch recipe 
can be achieved after running the clean recipe smflclen for 20min and season recipe named as 
smflpm for 17min. So, after every three shallow etch recipe runs; clean recipe was run and then 
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the season recipe was run in the chamber. To analyze the effect of the oxygen, coil power and 
SF6 recipes were run in the STS etcher as listed in the table 6.6. Hence, experiment is designed in 
such a way that C4F8 and SF6 are kept constant so, obviously they will look insignificant. The 
statistical insignificance of these factors can be observed with mean square error of 12.46 
[appendix A6].  The p value is more than .05 for all the factors. 
The table of all the recipe run during experimentation is illustrated in table 6.7. This table lists all 
the runs from the factorial design, Box-Behnken design, custom design and all the data tables 
together to see the most significant factor among all the controlling factors at pressure at a 
manual APC mode with 80% pressure, 5mTorr base pressure and 94mTorr pressure trip. 
 
Table 6.7 List of all the recipes 
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The table continues in the next page…. (Continued) 
Table 6.7 List of all recipes (continued) 
 
The green circles show the recipes giving the exact desired etch rate of 100nm/min with arrow. 
The yellow + sign marked recipes are the one giving higher etch rates of + (1% to 20%) error.  
In addition, the blue – sign indicates the recipes with etch rate less than the desired by minus (1% 
to 20%) error. 
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The analysis results of the design show that the C4F8 and SF6 are the significant factors and the 
trend is similar to the second DOE giving almost similar coefficient equation after comparison. 
The residual plot in fig 6.9 shows the normal distribution and good scatter showing the error 
randomness. It is mentioned earlier also that the green circle symbolizes the desired etch recipe 
giving shallow etch rates. The green circle is near the fit line on the y-axis with minimum of the 
residual error and mean square error of 75 [appendix A8]. It can be said that all the design of 
experiments had comparable estimators. 
 
Fig 6.13 Residual plot 
In the following, leverage plot fig 6 .10 we can observe the significance of the SF6 and C4F8. 
Both these factors are giving high slopes. 
 
Fig 6.14 Leverage plots of SF6 and C4F8 
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The residuals we can see around 250 on y-axis (etch in two minutes) are in the desired range. In 
the residual plot, we can see the values are randomly scattered around zero and find quite a few 
near the 250nm on x-axis. 
In the linear regression, the prediction plot gives the fit line for the predicted results as shown in 
the Fig 6.11. 
 
Fig 6.15 Prediction plot 
The reference the insignificance of cross products C4F8&C4F8, SF6& SF6, C4F8& SF6, power & 
power, C4F8 & power, SF6& power are not significant as shown in appendix. These factors are 
eliminated from the future analysis and the parameter estimates of the significant factor are 
shown in the Fig 6.12. 
      
Fig 6.16 Parameter estimates and design unit table 
The multiple regressions have predictor variables and equation for this experiment is as follows: 
Etch rate= 694.91 -56.70[C4F8] + 290.51[SF6]      Equation- 6.2 
Here, C4F8 independent variable and SF6 are independent variable in the design unit setting. 
Equation coefficients were extracted from the parameter estimates. This equation 6.2 is similar to 
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the one extracted from the Box- Behnken DOE-2.The contour profiler for the significant factors 
SF6 and C4F8 is shown in the fig 6.13. It has interactive contour profiling facility, which is useful 
in optimizing response surface graphically. In the table 6.8 replicated recipes design is shown. 
   
Fig 6.17 Contour profiler 
It helps in formulating the error and consistency of the results with pressure at a manual APC 
mode with 80% pressure, 5mTorr base pressure and 94mTorr pressure trip. 
Table 6.8 Results from the replicates design of experiment 
Recipe Platen Coil  C4F8 
(sccm) 
O2(sccm) Ar(sccm) SF6(sccm) Time 
(min) 
Depth Etch rate 
(nm/min) 
Clean recipe: O2 (30sccm) for 20 min & Season recipe: with C4F8(0 sccm), SF6(130sccm) O2 
(20sccm) and Ar (20sccm) gas flow rates for 17min (refer page 45 for details) 
1. 10W 725W 60 10 40 19 2 240nm 120(max) 
2. 10W 725W 60 10 40 19 2 175nm 85(min) 
3. 10W 725W 60 10 40 19 2 210nm 105 
Clean O2 & Season recipes were run again 
4. 10W 725W 60 10 40 19 2 215nm 107 
5. 10W 725W 60 10 40 19 2 175nm 85 
6. 10W 725W 60 10 40 19 2 215nm 106 
Clean O2 & Season recipes were run again 
7. 10W 725W 60 10 40 19 2 210nm 105 
C4f8 
SF6 
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The average of all the above etch rate is 102nm/min 
The etch rate uniformity from wafer to wafer is calculated as follows: 
Non uniformity % = [Etch rate (max) –Etch rate (min)] *100/ [2* etch rate average] Equation 6.3 
                              = [(120-87) *100]/ [2*102] 
                                =16 % 
Hence, it is giving the etch rate uniformity of 84% from wafer to wafer. 
These recipes are also called as the treatment combinations. However, it was observed that it was 
difficult to tune few treatment combinations. I ran few recipes to get the better idea of the error 
values. Repeated runs were done to check the variation range in results. The average of all the 
etch rate was 102 nm/min. The prediction profiler as shown in the fig 6.12 the average etches for 
2 mins is also the same 205nm giving 102nm/min etch rate. 
 
Fig 6.18 Prediction profiler results from replicated data 
In the predication profiler, also we can see the desired recipe is near the upper value of C4F8 gas, 
lower range of SF6 gas and mid value of the power in the set design of experiments. Moreover, 
the mean square error value is 23.35. [Refer to the appendix A5-2 (b)]. The low value of mean 
square error makes its factor significance higher. 
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The prediction profiler helped in predicting the etch parameters to get the desired etch rate. 
 
Fig 6.19 Design of the experiment predicted profiler from DOE1 
In the Fig 6.13, we can see the prediction profiler results from the first DOE design and final 
recipe is almost same. We can say that design of experiments was right approach to achieve the 
shallow etch recipe.  
Hence, it can be concluded from all the DOE that the desired etch recipe as achieved with the 
C4F8 and SF6 as the significant factors. The SEM results and analysis is further discussed in 
Chapter VIIth.   
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Chapter 7 
 
SEM (Scanning Electron Microscopy) 
 
Scanning Electron Microscope is an electron microscope as its name suggests. It uses electron 
instead of light to capture image. It uses electromagnets instead of lenses making degree of 
magnification control very easy for the user. It reproduces the image of the sample after the 
focused beam scanning with electron as illustrated in Fig 7.1. It works on the principle of 
secondary ion generation, which occurs due to excitation, by electron beam falling on the 
sample. The number of secondary electron generation depends on the angle at which the beam 
falls on wafer surface. Electron beam is generally scanned in a raster scan pattern making the 
scanning faster. 
 
Fig 7.1 Schematic View showing SEM Working [8] 
This is a great quality tool because the sample placed in it is not affected by the ambient 
conditions like elevated temperature, moist surface, high vaccum and low vaccum. It has large 
depth of field which makes the large number of specimen in focus at the same time. Due to its 
high resolution even species with minute distance can be distinguished. It gives significantly 
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clear pictues increasing its demand in industry.In the following figure 7.2 LEO EVO 50 SEM in 
RIT SMFL is shown. 
 
Fig 7.2 LEO EVO 50 SEM in RIT SMFL 
The performance of the final device fabricated can be determined by measuring their propagation 
loss, SEM imaging. 
Section 7.1 SEM Images 
The wafer is cleaved to get a sample of approximately 1mm. Particles on wafer sample are 
removed before putting in the chamber. The SEM software window can be observed in the fig 
7.3. 
 
 
Fig 7.3: SEM chamber view using the camera 
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The SEM chamber view with the stage and detectors is shown in the fig 6.4 
 
 
 
Fig 7.4: The SEM chamber view 
 
In SEM, we can easily see the gold granules of nanometer range easily as shown in the figure 
6.5. The gold granules are focused first then sample for better resolution and good image quality. 
 
 
 
Fig 7.5: SEM image with focused gold sample  
 
In Fig 7.6, the two cleaved wafer samples are placed on the stage prior the SEM imaging. 
 
 
 
Fig 7.6: Wafer sample on the stage 
Sample
s 
Stage 
detector 
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Using the SEM cross section view at 84o and 90o angle is observed. Further, the images are taken 
at tilt of 840 making cross-section view clear and to measure the height of the etched wafer, etch 
profile and sidewall smoothness. In Fig 7.7 etch depth of 482.5 nm for 2 min from the first etch 
recipe tried with platen power (10W), rf power (70W) Ar (40sccm), SF6 (24sccm) and oxygen 
(10sccm). 
 
 
Fig 7.7: The wave like sidewall profile 
Silicon sidewalls are etched using the Pseudo Bosch Process. In Pseudo Bosch process the 
passivation and etching gasses simultaneously helps in transferring the pattern on the wafer. 
 
Fig 7.8 The shallow etch profile with 140nm for 2min Fig 7.9 Photoresist on Silicon with 
rounded tops and sidewalls 
In addition, the anisotropic etch profile for the shallow etch can be observed in the fig 7.8. In Fig 
7.9 photoresist SEM image is shown. Selectivity for the photoresist cannot be calculated here 
482.5nm 
5 micron 
57 
 
because the etch was done for just two minutes and it gave 200 nm. Generally, the selectivity of 
etching in ICP RIE for photoresist to Si is >75:1 [5]. However, the etch will give depth of 200 
nm in silicon making only few nm which are difficult to measure with precision. 
The samples, which showed interesting results like very high etch depth, mid-range, etch depth 
and the desired etch depth were imaged using the SEM. 
In the following sample we observed the etch rate of 500nm/min and 150nm/min. The latter 
made it easier to predict that to achieve the shallower etch rate the passivation is increased by 
increasing the C4F8 gas flow. 
Table 7.1 Recipes with high etch rates 
Sr. 
No 
Power 
(W) 
Gases (sccm) Time Etched Etch rate 
 Platen Coil C4F8 O2 Ar SF6 (minutes) Depth  
1. 10W 700W 56 10 40 30 2 300nm 150 nm/min 
1. 10W 675W 53 10 40 24 2 1000nm 500 nm/min 
 
 
 
 
Fig 7.10: Pattern with 1micron etch depth              Fig 7.11 Pattern with etch depth of 300nm  
 
 
In fig 7.10, for high etch depths of 1000 nm the smoothness in sidewalls and the sidewall angle 
of 900can be observed. This is the idea desired sidewall angle profile for the shallow etch. In fig 
1000nm by product 
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7.11 we can observe that with shallow etch there is lot of C4F8 debris byproduct deposited on the 
wafer. This issue can be eliminated by proper chamber conditioning. 
In the following sample we can observe the etch depth rate of 150nm it was easily to predicted 
that the desired etch was achieved by increasing the C4F8 gas flow rate because it helped in 
passivation chemistry. 
Table 7.2 Recipes with approx.150 nm/min etch rates 
Sr. 
No 
Power 
(W) 
Gases (sccm) Time Etched Etch rate 
 Platen Coil C4F8 O2 Ar SF6 (minutes) Depth  
1. 10W 700W 58 10 40 20 2 296nm 148nm/min 
2. 10W 700W 59 10 40 21 2 300nm 150nm/min 
 
 
 
Fig 7.12: SEM of shallow etch 296nm                       Fig 7.13 SEM of shallow etch 300nm 
 
 
To achieve the shallow etch gas flow rates of the significant factors C4F8 and SF6 were increased 
by 1sccm nullifying etch others effect (passivation and etch respectively). The sidewall 
roughness and angle will be discussed in next recipe profile the etch profiles looked quite similar 
in fig 7.12 and Fig 7.13 on the magnification at 18kx and 16.32kx. 
The passivation gas was increased and the decreased the SF6 to last value. It gave a good 
decrease in the etch rate making the goal of 100nm/min achievable with plus or minus 10% as 
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shown in the fig 7.14 with magnification at 2.58 and the reason behind the debris is that the 
following recipe was run after six recipe runs making the chamber deposited with byproducts 
from the prior recipe run. 
Table 7.3 Recipes with approx.115 nm/min etch rates 
Sr. 
No 
Power 
(W) 
Gases (sccm) Time Etched Etch rate 
 Platen Coil C4F8 O2 Ar SF6 (minutes) Depth  
1. 10W 700W 59 10 40 20 2 230nm 115 nm/min 
 
 
 
Fig 7.14: SEM of shallow etch with etch rate of approx. 100nm/min 
 
So, same recipe was run after the chamber clean and season a better profile was observed for the 
recipe 1 listed in the table 7.2 as observed in the etch profile of figure 7.15(a). 
Table 7.4 Recipes replicates with approx.100 nm/min etch rates 
Sr. 
No 
Gases (sccm) Etched Etch rate 
 Coil C4F8 O2 Ar SF6 Depth  
1. 725W 59 10 40 20 210nm 105nm/min 
 
  
60 
 
In Fig 7.15 the SEM images of the samples with desired etch rates using the SEM annotation tool 
vector profiler was observed. 
 
 
7.15 (a) Sample etched at the 105nm/min etch rate 7.15(b) Sample etched at 207nm/min etch in 
2min 
 
Table 7.5 Recipes replicates with approx.100 nm/min etch rates 
Sr. 
No 
Gases (sccm) Etched Etch rate 
 Coil C4F8 O2 Ar SF6 Depth  
1. 700W 60 10 40 19 200nm 100nm/min 
2. 700W 60 10 40 19 240nm 120nm/min 
3. 700W 60 10 40 19 202nm 101nm/min 
4. 700W 60 10 40 19 200nm  100nm/min 
5. 700W 60 10 40 19 209nm 104 nm/min 
6. 700W 60 10 40 19 173nm 87nm/min 
 
In Fig 7.15 (b) the error in the desired recipe is just +4% only. In fig 7.15 (a) the sidewall 
smoothness is also plotted but unfortunately it is not having details of magnitude.  
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It has the sidewall angle of 700 approximately. To further understand the shallow, etch few more 
SEM images were taken as shown in the Fig 7.15 (c), Fig 7.15 (d) Fig 7.15 (e) and Fig 7.15 (f). 
 
 
 
7.15 (c) Sample etched at the 100nm/min etch rate 7.15(d) Sample etched at 108 nm/min etch 
rate.  
 
7.15 (e) Sample etched at the 94nm/min etch rate   7.15(f) 7oiSample etched at 82 nm/min etch 
rate 
 
Few characteristics are discussed here with respect to the SEM images. 
The etch recipe 56 as shown in the table 6.7 giving the etch profiles as shown in the Fig 7.15(e). 
The 186nm, 191nm, 184nm, 173nm, 179nm etch depths were found on the same wafer at 
different locations of wafer giving average of 182.6 nm.   
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The non-uniformity calculation is as follows: 
Non uniformity % = [Etch rate (max) –Etch rate (min)] *100/ [2* etch rate average] Equation-7.1 
Non-uniformity: (18*100)/ (2*182.6) =9.85 %/2 = 4.95 % 
Hence, giving uniformity of 95% within wafer. 
The anisotropicity is calculated for Fig 7.15 (a) with etch rate (Rv) =87, lateral etch rate (RL) =0 
(because can’t see any lateral etch in the SEM image) 
 Giving Af = 1 
It can be concluded from the SEM images that a SEM recipe is giving anisotropic sidewalls with 
some by products debris which can be avoided by regular run of season and clean recipe after the 
etching of three wafers (or 3 etch recipe runs). It helps in keeping the same chamber conditions 
with constant pressure and the similar results can be achieved repetitively.  
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Conclusions 
 
In the research we were successful in developing a shallow etch recipe for silicon giving etch 
rate of 100 nm/min on the STS ASE etcher. It is not easy to develop shallow etching recipe using 
the high aspect ratio etching tool. Using the DOE, the pseudo bosh process parameters C4F8 and 
SF6 gas flow rates were controlled to balance the wafer passivation and the etching speed. The 
final shallow etch rate was found quickly saving lot of time and money. The advantage of using 
this recipe is the precise pattern transfer in the fabrications processes of the advanced integrated 
photonics circuits. The ICP reactive ion etching mechanisms helped in achieving good 
resolution. SEMs showed that the final etch recipe had anisotropic characteristics with sidewall 
angle ranging from 70 to 98 depending on the feature. In low pressure chamber conditions recipe 
gave good resolution and uniformity of 95% within wafer. 
The final etch recipe is having parameters set for C4F8 gas flow rate at 60sccm, SF6 flow rate at 
19sccm, oxygen flow rate at 10sccm, noble gas argon flow rate at 40sccm and a manual APC 
Mode with 80% pressure, 5mTorr base pressure and 94mTorr pressure trip. ICP etcher is a two-
power system, therefore RF and platen power were taken into consideration with 725W and 10W 
as the respective values for the 100 nm/min shallow etch recipe. RF power and platen power 
were regulated to avoid the high temperature leading to the higher chamber pressure. Both the 
powers were constantly match tuned to 50% to use the maximum power without any reflectance. 
The clean recipe run at O2 (30sccm) for 20 min with 800W RF power and 20W platen at 10Torr 
pressure. Then season recipe is run with C4F8 (0sccm), SF6(130sccm) O2 (20sccm) and Argon 
(20sccm) at 600W RF power and 16W platen power with pressure conditions same as shallow 
etch recipe for 17min after every three etching recipe runs to maintain chamber conditions. This 
shallow etch recipe approach can be used for fabricating amorphous silicon waveguides. 
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Summary 
 
The goal of this thesis was to achieve the shallow etch recipe of 100nm/min on a DRIE etcher 
STS Tool using DOE. The final etch rate is sensitive to the chamber conditions so cleaning with 
oxygen plasma and chamber seasoning is important process step to achieve the prefect chamber 
conditions prior the actual recipe run. The summary of the recipes runs giving the desired 
shallow etch rate with their sidewall profiles and angles is illustrated in the table 2. 
Table 2: The final recipes with SEM images 
 
Sr. 
No 
Recipe  
RF Plate
n 
C4F
8 
SF
6 
 
Chamber 
Condition
(Clean & 
Season) 
Sidew
all 
angles 
Etch rate 
(nm/min) 
Etch height 
1 700 10 60 19 
 
Fresh 
chamber 
after clean 
& season 
 82 
 
2 700 10 60 19 
 
After 3 
recipe 
runs 
 115 
 
3 700 10 59 20 
 
After 4 
recipe 
runs 
 105 
 
4 700 10 60 19 
 
After 5 
recipe  
runs 
 100 
 
5 700 10 60 19 
 
After 6 
recipe 
runs 
900 101 
 
6 700 10 60 19 
 
After 10 
recipe run 
820 109 
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Appendices 
 
Table A1. Factorial design  
 
 
 
 
 
 
Table A2. Leverage plots for Box-Behnken design 
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Table A2-1: The summary of multiple regression for the Box-Behnken 
 
 
 
Table A3: Custom designed data table regression analysis-1 
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Table A4: Custom designed data table regression analysis-2 
 
 
 
 
 
Table A5: Custom designed data table regression analysis-3 
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Table A5-2: Custom designed data table regression analysis-4 
 
 
   (b) 
 
 
Table A6: Custom designed data table regression analysis-5 
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Table A7: Custom designed data table regression analysis-6 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Table A8: Custom designed data table regression analysis-7 
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Table A9: The design of experiment leverage plots 
 
 
 
 
 
 
 
 
 
Table A10: The design of experiment residual plot and parameter estimates 
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A11.300nm etch depth and 82 degree sidewall angle 
 
 
 
A12: SEM for the following recipes were run giving the 316 nm and 1 micron etch depth. 
 
The following recipes were run giving the 300nm etch depth and 82 degree sidewall angle. 
 
Sr. 
No 
Power 
(W) 
Gases (sccm) Time Etched Etch rate 
 Platen Coil C4F8 O2 Ar SF6 (minutes) Depth  
1. 10W 700W 56 10 40 30 2 300nm 150 nm/min 
2. 10W 675W 53 10 40 24 2 1000nm 500 nm/min 
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A13: SEM for the following recipes were run giving the 226nm etch depth. 
 
Sr. 
No 
Power 
(W) 
Gases (sccm) Time Etched Etch rate 
 Platen Coil C4F8 O2 Ar SF6 (minutes) Depth  
1. 10W 700W 59 10 40 20 2 230nm 115 nm/min 
          
 
 
 
A14: SEM for the following recipes were run giving the 200 nm etch depth 
 
Sr. 
No 
Power 
(W) 
Gases (sccm) Time Etched Etch rate 
 Platen Coil C4F8 O2 Ar SF6 (minutes) Depth  
1. 10W 700W 60 10 40 19 2 200nm 101nm/min 
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A15: SEM for the following recipes were run giving the 202 nm etch depth. 
 
Sr. 
No 
Power 
(W) 
Gases (sccm) Time Etched Etch rate 
 Platen Coil C4F8 O2 Ar SF6 (minutes) Depth  
1. 10W 700W 60 10 40 19 2 200nm 100nm/min 
 
 
 
 
 
 
 
 
 
A16: SEM for the following recipes were run giving the 223 nm etch depth 
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A17: SEM of the wafers with photoresist after running the etch recipe. 
 
 
 
 
A18: SEM for the following recipe was run giving the 224 nm etch depth  
 
Sr. 
No 
Power 
(W) 
Gases (sccm) Time Etched Etch rate 
 Platen Coil C4F8 O2 Ar SF6 (minutes) Depth  
1. 10W 700W 60 10 40 19 6 209nm 104 nm/min 
 
 
 
 
 
 
  
76 
 
 
 
Bibliography 
[1] Publish: Haleigh Mansel 
http://slideplayer.com/slide/3806037/ 
 
[2] Lukas Chrostowski, Michael Hochberg: Silicon Photonics Design from devices to systems 
     Edition 2015 
 
 
 
 
